전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

RM0016 데이터시트(PDF) 154 Page - STMicroelectronics

부품명 RM0016
상세설명  STM8S Series and STM8AF Series 8-bit microcontrollers
PDF  467 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0016 데이터시트(HTML) 154 Page - STMicroelectronics

Back Button RM0016 Datasheet HTML 150Page - STMicroelectronics RM0016 Datasheet HTML 151Page - STMicroelectronics RM0016 Datasheet HTML 152Page - STMicroelectronics RM0016 Datasheet HTML 153Page - STMicroelectronics RM0016 Datasheet HTML 154Page - STMicroelectronics RM0016 Datasheet HTML 155Page - STMicroelectronics RM0016 Datasheet HTML 156Page - STMicroelectronics RM0016 Datasheet HTML 157Page - STMicroelectronics RM0016 Datasheet HTML 158Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 154 / 467 page
background image
16-bit advanced control timer (TIM1)
RM0016
154/467
DocID14587 Rev 14
17.4.4
External clock source mode 2
The counter can count at each rising or falling edge on the ETR. This mode is selected by
writing ECE = 1 in the TIM1_ETR register.
The Figure 47 gives an overview of the external trigger input block.
Figure 47. External trigger input block diagram
Procedure
Use the following procedure to configure the up-counter and, for example, to count once
every two rising edges on the ETR:
1.
As no filter is needed in this example, write ETF[3:0] = 0000 in the TIM1_ETR register.
2.
Set the prescaler by writing ETPS[1:0] = 01 in the TIM1_ETR register.
3.
Select rising edge detection on the ETR pin by writing ETP = 0 in the TIM1_ETR
register.
4.
Enable external clock mode 2 by writing ECE = 1 in the TIM1_ETR register.
5.
Enable the counter by writing CEN = 1 in the TIM1_CR1 register.
The counter counts once every two ETR rising edges.
The delay between the rising edge on the ETR and the actual reset of the counter is due to
the resynchronization circuit on the external trigger signal (ETRP).
Figure 48. Control circuit in external clock mode 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com