TLE75620-EST datasheet(34/81 Pages) INFINEON

34 / 81 page

Datasheet

Rev. 1.0

2017-11-23

TLE75620-EST

SPIDER+ 12V

Power Stages

The TLE75620-EST is an eight channels configurable and high-side relay switch. The power stages are built by

N-channel lateral power MOSFET transistors.

There are six auto-configurable channels which can be used either as low-side or as high-side switches. They

adjust the diagnostic and protective functions according their potential at drain and source automatically. For

these channels a charge pump is connected to the output MOSFET gate.

In high-side configuration, the load is connected between ground and source of the power transistor (pins

OUTn_S, n = 2...7). The drains of the power transistors (OUTn_D, with “n” equal to the configurable channel

number) can be connected to any potential between ground and VS. When the drain is connected to VS, the

channel behave like an high-side switch.

In low-side configuration, the source of the power transistors must be connected to GND pin potential (either

directly or through a reverse current blocking diode).

The configuration can be chosen for each of these channels individually, therefore it is feasible to connect one

or more channels in low-side configuration, while the remaining auto-configurable are used as high-side

switches.

7.1

Output ON-state resistance

The ON-state resistance RDS(ON) depends on the supply voltage as well as the junction temperature TJ.

7.1.1

Switching Resistive Loads

When switching resistive loads the following switching times and slew rates can be considered.

Figure 16 Switching a Resistive Load

7.1.2

Inductive Output Clamp

When switching off inductive loads, the voltage across the power switch rises to VDS(CL) potential, because the

inductance intends to continue driving the current. The potential at Output pin is not allowed to go below

VOUT_S(CL) or VOUT(CL). The voltage clamping is necessary to prevent device destruction.

VDS

SwitchON .emf

tON

tOFF

90% of VS

dV /

dtON

70%

dV /

dtOFF

30%

tDELAY(ON)

tDELAY(OFF)

INn /

OUT.OUTn

70% of VS

30% of VS

10% of VS

TLE75620-EST 데이터시트(PDF) 34 Page - Infineon Technologies AG

TLE75620-EST 데이터시트(HTML) 34 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

데이터시트 다운로드

링크 URL