전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

IIS2DLPCTR 데이터시트(PDF) 50 Page - STMicroelectronics

부품명 IIS2DLPCTR
상세설명  MEMS digital output motion sensor: high-performance ultra-low-power 3-axis accelerometer for industrial applications
PDF  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

IIS2DLPCTR 데이터시트(HTML) 50 Page - STMicroelectronics

Back Button IIS2DLPCTR Datasheet HTML 46Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 47Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 48Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 49Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 50Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 51Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 52Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 53Page - STMicroelectronics IIS2DLPCTR Datasheet HTML 54Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 69 page
background image
Register description
IIS2DLPC
50/69
DocID031788 Rev 4
8.6
CTRL3 (22h)
Control register 3 (r/w)
Table 35. Control register 3
Table 36. Control register 3 description
ST2
ST1
PP_OD
LIR
H_LACTIVE
0
SLP_
MODE_SEL
SLP_
MODE_1
ST[2:1]
Self-test enable. Default value: 00
(00: Self-test disabled; Other: see Table 37)
PP_OD
Push-pull/open-drain selection on interrupt pad. Default value: 0
(0: push-pull; 1: open-drain)
LIR
Latched Interrupt. Switches between latched ('1'-logic) and pulsed ('0'-logic) mode for
function source signals and interrupts routed to pins (wakeup, single/double-tap).
Default value: 0
(0: interrupt request not latched; 1: interrupt request latched)
H_LACTIVE
Interrupt active high, low. Default value: 0
(0: active high; 1: active low)
SLP_
MODE_SEL
Single data conversion on demand mode selection:
0: enabled with external trigger on INT2;
1: enabled by I2C/SPI writing SLP_MODE_1 to 1.
SLP_
MODE_1
Single data conversion on demand mode enable. When SLP_MODE_SEL = '1' and
this bit is set to '1' logic, single data conversion on demand mode starts. When XL
data are available in the registers, this bit is set to '0' automatically and the device is
ready for another triggered session.
Table 37. Self-test mode selection
ST2
ST1
Self-test mode
0
0
Normal mode
0
1
Positive sign self-test
1
0
Negative sign self-test
11-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com