| 전자부품 데이터시트 검색엔진 |
|
IIS2DLPCTR 데이터시트(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
IIS2DLPCTR 데이터시트(HTML) 51 Page - STMicroelectronics |
|
51 / 69 page ![]() DocID031788 Rev 4 51/69 IIS2DLPC Register description 69 8.7 CTRL4_INT1_PAD_CTRL (23h) Control register 4 (r/w) Table 38. Control register 4 Table 39. Control register 4description INT1_6D INT1_ SINGLE _TAP INT1_WU INT1_FF INT1_TAP INT1_ DIFF5 INT1_ FTH INT1_ DRDY INT1_6D 6D recognition is routed to INT1 pad. Default: 0 (0: disabled; 1: enabled) INT1_SINGLE_TAP Single-tap recognition is routed to INT1 pad. Default value: 0 (0: disabled; 1: enabled) INT1_WU Wakeup recognition is routed to INT1 pad. Default value: 0 (0: disabled; 1: enabled) INT1_FF Free-fall recognition is routed to INT1 pad. Default value: 0 (0: disabled; 1: enabled) INT1_TAP Double-tap recognition is routed to INT1 pad. Default value: 0 (0: disabled; 1: enabled) INT1_DIFF5 FIFO full recognition is routed to INT1 pad. Default value: 0 (0: disabled; 1: enabled) INT1_FTH FIFO threshold interrupt is routed to INT1 pad. Default value: 0 (0: disabled; 1: enabled) INT1_DRDY Data-Ready is routed to INT1 pad. Default value: 0 (0: disabled; 1: enabled) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |