전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADP1032ACPZ-3-R7 데이터시트(PDF) 36 Page - Analog Devices

부품명 ADP1032ACPZ-3-R7
상세설명  Two-Channel, Isolated Micropower Management Unit with Seven Digital Isolators
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADP1032ACPZ-3-R7 데이터시트(HTML) 36 Page - Analog Devices

Back Button ADP1032ACPZ-3-R7 Datasheet HTML 29Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 30Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 31Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 32Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 33Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 34Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 35Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 36Page - Analog Devices ADP1032ACPZ-3-R7 Datasheet HTML 37Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 36 / 37 page
background image
ADP1032
Data Sheet
Rev. 0 | Page 36 of 37
PCB LAYOUT CONSIDERATIONS
To achieve optimum efficiency, proper regulation, strong
stability, and low noise, a well-designed PCB layout is required.
Follow these guidelines when designing PCBs:
Keep the input bypass capacitor (CIN) close to the VINP pin
and the PGNDP pin.
Keep the high current switching paths as short as possible.
These paths include the connections between the following:
CIN, the VINP pin, the primary winding of the
transformer, and the PGNDP pin
The VOUT1 pin, CFLYBK, Diode 1 (D1), the secondary
winding of the transformer, and the SGND2 pin
The VOUT2 pin, the SW2 pin, Inductance 1 (L1),
CBUCK, and the SGND2 pin
Keep high current traces as short and wide as possible to
minimize parasitic series inductance, which causes spiking
and EMI.
Avoid routing high impedance traces near any node
connected to the SWP pin and SW2 pin or near the L1
inductor or the T1 transformer to prevent radiated
switching noise injection.
Place the feedback resistors as close to the FB1 pin as
possible to prevent high frequency switching noise injection.
To minimize EMI, perform the following actions:
Place the MVDD decoupling capacitor (C1) as close to
the MVDD pin (Pin 39) and the MGND pin (Pin 3) as
possible.
Place the SVDD1 decoupling capacitor (C3) as close
to the SVDD1 pin (Pin 10) and the SGND1 pin
(Pin 5) as possible.
Place the SVDD2 decoupling capacitor (C7) as close to
the SVDD2 pin (Pin 20) and the SGND2 pin (Pin 16) as
possible.
Figure 78 shows a suggested top layer layout for the ADP1032
to minimize EMI.
D1
U1
CIN
CFLYBK
CBUCK
C3
L1
C7
R10
R9
T1
MVDD
D2
R7
C6 OR D3
VINP
PGNDP
MGND
SGND
VOUT2
VOUT1
SGND
22mm
C1
Figure 78. Suggested Top Layer Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com