전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADP5600ACPZ-R7 데이터시트(PDF) 6 Page - Analog Devices

부품명 ADP5600ACPZ-R7
상세설명  Interleaved Inverting Charge Pump with Negative LDO Regulator
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

ADP5600ACPZ-R7 데이터시트(HTML) 6 Page - Analog Devices

Back Button ADP5600ACPZ-R7 Datasheet HTML 2Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 3Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 4Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 5Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 6Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADP5600ACPZ-R7 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 25 page
background image
ADP5600
Data Sheet
Rev. 0 | Page 6 of 25
ABSOLUTE MAXIMUM RATINGS
Table 5.
Parameter
Rating
VIN, C1+, C2+, EN to GND
−0.3 V to +20 V
PGOOD to GND
−0.3V to +20 V
SYNC to GND
−0.3V to +5.5 V
FREQ to GND
−0.3V to +2.5 V
SEL1, SEL2 to GND
−0.3V to +2.5 V
C1−, C2−, CPOUT, LDO_OUT to GND
−20 V to +0.3 V
FB to GND
−5.5 V to +0.3 V
Operating Junction Temperature Range
−40°C to +125°C
Storage Temperature Range
−65°C to +150°C
Soldering Conditions
JEDEC J-STD-020
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in the circuit board (4-layer, JEDEC standard board)
for surface mount packages.
Table 6. Thermal Resistance
Package Type
θJA
θJC
ΨJT
Unit
CP-16-171
45.42
2.22
0.52
°C/W
1
θJA, θJC, and ΨJT are based on a 4-layer PCB (two signal and two power planes)
with four thermal vias connecting the exposed pad to the ground plane.
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com