| 전자부품 데이터시트 검색엔진 |
|
MAS3507D 데이터시트(PDF) 6 Page - Micronas |
|
|
|||||||||||||||||||||||||||||
MAS3507D 데이터시트(HTML) 6 Page - Micronas |
|
6 / 60 page ![]() MAS 3507D PRELIMINARY DATA SHEET 6 Micronas 1.2. Application Overview The MAS 3507D can be applied in two major environ- ments: in multimedia mode or in broadcast mode. For both modes, the DAC 3550A fits perfectly to the requirements of the MAS 3507D. It is a high-quality multi sample rate DAC (8 kHz ... 50 kHz) with internal crystal oscillator, which is only needed for generating the decoder clock, and integrated stereo headphone amplifier plus 2 stereo inputs. 1.2.1. Multimedia Mode In a memory-based multimedia environment, the easi- est way to incorporate a MAS 3507D decoder is to use its data-demand pin. This pin can be used directly to request input bit stream data from the host or memory system. While the demand pin is active, the data stream shall be transmitted to the MAS 3507D. The bit stream clock should be higher than the actual data rate of the MPEG bit stream (1 MHz bit stream clock works with all MPEG bit rates). The demand signal will be active until the input buffer of the MAS 3507D is filled. A delayed response of the host to the demand signal (by several milliseconds) or an interrupted response of the host will be tolerated by the MAS 3507D as long as the input buffer does not run empty. A PC might use its DMA capabilities to transfer the data in the background to the MAS 3507D without interfering with its fore- ground processes. The source of the bit stream may be a memory (e.g. ROM, Flash) or PC peripherals, such as CD-ROM drive, an ISDN card, a hard disk or a floppy disk drive. 1.2.2. Broadcast Mode In environments where the bit stream is delivered from an independent transmitter to one or more receivers, the MAS 3507D cannot act as master for the bit stream clock. In this mode, it synchronizes itself to the incoming bit stream data rate by a digital PLL and gen- erates a synchronized digital audio sample clock for the required output sample rates. Fig. 1–2: Block diagram of a MAS 3507D, decoding a stored bit stream in multimedia mode Fig. 1–3: Block diagram of a MAS 3507D in a broadcast environment MAS 3507D ROM, CD-ROM, RAM, Flash Mem. .. DAC Host 3550A (PC, Controller) I2S line out I2C demand signal demand clock MPEG bit stream CLKI CLKOUT 14.725 MHz MAS 3507D DAC Receiver 3550A Front-end I2S line out CLKI control I2C L3 bit stream (fixed rate) clock 14.725 MHz CLKOUT |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |