전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MAS3507D 데이터시트(PDF) 9 Page - Micronas

부품명 MAS3507D
상세설명  MPEG 1/2 Layer 2/3 Audio Decoder
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICRONAS [Micronas]
홈페이지  http://www.micronas.com
Logo MICRONAS - Micronas

MAS3507D 데이터시트(HTML) 9 Page - Micronas

Back Button MAS3507D Datasheet HTML 5Page - Micronas MAS3507D Datasheet HTML 6Page - Micronas MAS3507D Datasheet HTML 7Page - Micronas MAS3507D Datasheet HTML 8Page - Micronas MAS3507D Datasheet HTML 9Page - Micronas MAS3507D Datasheet HTML 10Page - Micronas MAS3507D Datasheet HTML 11Page - Micronas MAS3507D Datasheet HTML 12Page - Micronas MAS3507D Datasheet HTML 13Page - Micronas Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 60 page
background image
PRELIMINARY DATA SHEET
MAS 3507D
Micronas
9
2.5. Clock Management
The MAS 3507D should be driven by a single clock at
a frequency of 14.725 MHz. It is possible to drive the
MAS 3507D with other reference clocks (see Section
3.7.2.1. on page 36).
The CLKI signal acts as a reference for the embedded
clock synthesizer that generates the internal system
clock. Based on the reference input clock CLKI
, a syn-
chronized output clock CLKO that depends on the
audio sample frequency of the decompressed bit
stream is generated and provided as ‘master clock’ to
external D/A converters. Some of them need master
clocks that have a fixed relation to the sampling fre-
quencies. A scaler can be switched on during start-up,
optionally, by setting the PI8 pin to 0. Then, the clock-out
will automatically be divided by 1, 2, or 4 as defined in
Table 2–2.
2.6. Power Supply Concept
The MAS 3507D offers an embedded controlled DC/
DC converter for battery based power supply con-
cepts. It works as an up-converter.
2.6.1. Internal Voltage Monitor
An internal voltage monitor compares the input voltage
at the VSENS pin with an internal reference value that
is adjustable via I2C bus. The PUP output pin becomes
inactive when the voltage at the VSENS pin drops
below the programmed value of the reference voltage.
It is important that the WSEN must not be activated
before the PUP is generated. The PUP signal thresh-
olds are listed in Table 3–8. The internal voltage moni-
tor will be activated with a high level at Pin DCEN.
2.6.2. DC/DC Converter
The DC/DC converter of the MAS 3507D is used to
generate a fixed power supply voltage even if the chip
set is powered by battery cells in portable applications.
The DC/DC converter is designed for the application of
1 or 2 batteries or NiCd cells as shown in Fig. 2–3
which shows the standard application circuit. The DC/
DC converter is switched on by activating the DCEN
pin. Its output power is sufficient for other ICs as well.
Note: Connecting DCEN directly to VDD leads to
unexpected states of the DCCF register.
The PUP signal should be read out by the system con-
troller.
A 22
µH inductor is required for the application. The
important specification item is the inductor saturation
current rating, which should be greater than 2.5 times
the DC load current. The DC resistance of the inductor
is important for efficiency. The primary criterion for
selecting the output filter capacitor is low equivalent
series resistance (ESR), as the product of the inductor
current variation and the ESR determines the high-fre-
quency amplitude seen on the output voltage. The
Schottky diode should have a low voltage drop VD for a
high overall efficiency of the DC/DC converter. The
current rating of the diode should also be greater than
2.5 times the DC output current. The VSENS pin has
to be always connected to the output voltage.
2.6.3. Stand-by Functions
The digital part of the MAS 3507D and the DC/DC
converter are turned on by setting WSEN. If only the
DC/DC converter should work, it can remain active by
setting DCEN alone to supply other parts of the appli-
cation even if the audio decoding part of the
MAS 3507D is not being used. The WSEN power-up
pin of the digital part may be handled by the controller.
Please pay attention to the fact, that I2C protocol is
working only if the processor and its interfaces works
(WSEN = 1)
Table 2–2: CLKO Frequencies
fs/kHz
CLKO/MHz
scaler on
CLKO/MHz
scaler off
48, 32
24.576
24.576
44.1
22.5792
22.5792
24, 16
12.288
24.576
22.05
11.2896
22.5792
12, 8
6.144
24.576
11.025
5.6448
22.5792



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com