| 전자부품 데이터시트 검색엔진 |
|
TAS5822MDCPR 데이터시트(PDF) 73 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TAS5822MDCPR 데이터시트(HTML) 73 Page - Texas Instruments |
|
73 / 90 page ![]() 8.2.2 MONO (PBTL) System In MONO mode, TAS5822M can be used as PBTL mode to drive sub-woofer with more output power. Figure 8-2. Mono (PBTL) System Application Schematic 10 10 47 47 47 47 8.2.2.1 Design Requirements Table 8-1. Design Parameters PARAMETER VALUE PVDD 4.5V-24V DVDD 1.8V or 3.3V Speaker Load 6Ω/8Ω in BTL Mode, 3Ω/4Ω in PBTL Mode LC Filter 10uH+0.68uF 8.2.2.2 Detailed Design Procedure 8.2.2.2.1 Bootstrap Capacitors The output stage of the TAS5822M uses a high-side NMOS driver, rather than a PMOS driver. To generate the gate driver voltage for the high-side NMOS, a bootstrap capacitor for each output terminal acts as a floating power supply for the switching cycle. Use 0.47-µF capacitors to connect the appropriate output pin (OUT_X) to the bootstrap pin (BST_X). For example, connect a 0.47-µF capacitor between OUT_A and BST_A for www.ti.com TAS5822M SLASEV8 – DECEMBER 2020 Copyright © 2020 Texas Instruments Incorporated Submit Document Feedback 73 Product Folder Links: TAS5822M |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |