전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISO6740FDWR 데이터시트(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
부품명 ISO6740FDWR
상세설명  ISO674x General-Purpose Reinforced Quad-Channel Digital Isolators with Robust EMC
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

ISO6740FDWR 데이터시트(HTML) 5 Page - Texas Instruments

  ISO6740FDWR Datasheet HTML 1Page - Texas Instruments ISO6740FDWR Datasheet HTML 2Page - Texas Instruments ISO6740FDWR Datasheet HTML 3Page - Texas Instruments ISO6740FDWR Datasheet HTML 4Page - Texas Instruments ISO6740FDWR Datasheet HTML 5Page - Texas Instruments ISO6740FDWR Datasheet HTML 6Page - Texas Instruments ISO6740FDWR Datasheet HTML 7Page - Texas Instruments ISO6740FDWR Datasheet HTML 8Page - Texas Instruments ISO6740FDWR Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 44 page
background image
6 Specifications
6.1 Absolute Maximum Ratings
See(1)
MIN
MAX
UNIT
Supply voltage (2)
VCC1, VCC2
-0.5
6
V
Voltage at INx,
OUTx, ENx
V
-0.5
VCCX + 0.5 (3)
V
Output current
Io
-15
15
mA
Temperature
Operating junction temperature, TJ
150
°C
Storage temperature, Tstg
-65
150
°C
(1)
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under
Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device
reliability.
(2)
All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak
voltage values
(3)
Maximum voltage must not exceed 6 V.
6.2 ESD Ratings
VALUE
UNIT
V(ESD)
Electrostatic discharge
Human body model (HBM), per ANSI/
ESDA/JEDEC JS-001, all pins(1)
±6000
V
Charged device model (CDM), per
JEDEC specification JESD22-C101, all
pins(2)
±1500
Contact discharge per IEC 61000-4-2;
Isolation barrier withstand test(3) (4)
±8000
(1)
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2)
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(3)
IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
(4)
Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.
www.ti.com
ISO6740, ISO6741, ISO6742
SLLSFJ6C – DECEMBER 2019 – REVISED JANUARY 2021
Copyright © 2021 Texas Instruments Incorporated
Submit Document Feedback
5
Product Folder Links: ISO6740 ISO6741 ISO6742



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com