 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
VG6640 데이터시트(PDF) 70 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VG6640 데이터시트(HTML) 70 Page - STMicroelectronics |
|
|
70 / 126 page  Video data interface VG6640, VD6640 70/126 DocID023597 Rev 11 Horizontal synchronization (HSYNC) signal The HSYNC signal envelops all the visible pixel data (active lines) on every line in the image frame regardless of the programmed image size. The HSYNC signal is programmable with the following options: • enable/disable • select polarity • HSYNC during all lines (active lines as well as inter-frame blanking lines) or during active lines only Vertical synchronization (VSYNC) signal The VSYNC signal envelops all the visible (active) video lines in the image frame regardless of the programmed image size. The VSYNC signal is programmable with the following options: • enable/disable • select polarity |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
