전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AX88852 데이터시트(PDF) 30 Page - ASIX Electronics Corporation

부품명 AX88852
상세설명  100BASE-TX/FX Repeater Controller
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ASIX [ASIX Electronics Corporation]
홈페이지  http://www.asix.com.tw
Logo ASIX - ASIX Electronics Corporation

AX88852 데이터시트(HTML) 30 Page - ASIX Electronics Corporation

Back Button AX88852 Datasheet HTML 26Page - ASIX Electronics Corporation AX88852 Datasheet HTML 27Page - ASIX Electronics Corporation AX88852 Datasheet HTML 28Page - ASIX Electronics Corporation AX88852 Datasheet HTML 29Page - ASIX Electronics Corporation AX88852 Datasheet HTML 30Page - ASIX Electronics Corporation AX88852 Datasheet HTML 31Page - ASIX Electronics Corporation AX88852 Datasheet HTML 32Page - ASIX Electronics Corporation AX88852 Datasheet HTML 33Page - ASIX Electronics Corporation AX88852 Datasheet HTML 34Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 39 page
background image
AX88850
PRELIMINARY
ASIX ELECTRONICS CORPORATION
30
4.7 Partition Status Register (PARTITION)
Page 0 Address 2h
Bit
Bit Name
Access
Bit Description
D15-D10
Reserved
undefined when read.
D9-D0
PART[9: 0]
RO
The respective port‘s PART bit is set to “1” when Partitioning is sensed
on that port. After reset, these bits are cleared to “0”.
Page 1 Address 2h
Bit
Bit Name
Access
Bit Description
D15-D8
Reserved
undefined when read.
D7-D0
PART[17: 10]
RO
The respective port‘s PART bit is set to “1” when Partitioning is sensed
on that port. After reset, these bits are cleared to “0”.
4.8 Jabber Status Register (JABBER)
Page 0 Address 3h
Bit
Bit Name
Access
Bit Description
D15-D10
Reserved
undefined when read.
D9-D0
JAB[9: 0]
RO
The respective port‘s JAB bit is set to “1” when Jabber condition is
detected on that port. After reset, these bits are cleared to “0”.
Page 1 Address 3h
Bit
Bit Name
Access
Bit Description
D15-D8
Reserved
undefined when read.
D7-D0
JAB[17: 10]
RO
The respective port‘s JAB bit is set to “1” when Jabber condition is
detected on that port. After reset, these bits are cleared to “0”.
4.9 Administration Register (ADMIN)
Page 0 Address 4h
Bit
Bit Name
Access
Bit Description
D15-D10
Reserved
Written as “0” for future compatibility concern.
undefined by read.
D9-D0
ADMIN[9: 0]
R/W
Administration Disable : Setting these bits to “0” enable the respective
port (TX and RX). Writing a 1 to any bit will disable that port. After reset,
these bits default to “0” ( all ports enable ). Note that port enable/disable
action will occur at the next network idle period.
Page 1 Address 4h
Bit
Bit Name
Access
Bit Description
D15-D8
Reserved
Written as “0” for future compatibility concern.
undefined by read.
D7-D0
ADMIN[17: 10]
R/W
Administration Disable : Setting these bits to “0” enable the respective
port (TX and RX). Writing a 1 to any bit will disable that port. After reset,
these bits default to “0” ( all ports enable ). Note that port enable/disable
action will occur at the next network idle period.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com