 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MCP37D11-80E/TE 데이터시트(PDF) 2 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP37D11-80E/TE 데이터시트(HTML) 2 Page - Microchip Technology |
|
|
2 / 136 page  MCP37D11-80: 80 MSPS 12-BIT PIPELINED ADC DS20006381A-page 2 2020 Microchip Technology Inc. Functional Block Diagram Output Control: Reference Generator SENSE VCM AIN0+ AIN0- CLK+ CLK- Q OVR SCLK CS SDIO AIN7+ AIN7- DCLK+ DCLK- VREF+ VREF- WCK Pipelined PLL Clock - Serialized LVDS Output Clock Control Configuration Registers ADC Digital Signal Post-Processing: - CMOS, DDR LVDS REF0- AVDD12 AVDD18 DVDD18 DVDD12 REF0+ REF1- REF1+ DLL Duty Cycle Correction Selection - Phase/Offset/Gain Adjustment GND [11:0] - Continuous Wave (CW) Beamforming - Fractional Delay Recovery (FDR) - Digital Down-Converter (DDC) - Decimation Filter Data Output (Selectable using Configuration Register Bits) - Noise-Shaping Requantizer (NSR) VBG SYNC SLAVE Note 1 Note 1: All external circuit components for REF0/1 and VBG pins are already embedded in the TFBGA-121 package. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
