 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PIMXRT516SCVL2A 데이터시트(PDF) 54 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT516SCVL2A 데이터시트(HTML) 54 Page - NXP Semiconductors |
|
|
54 / 124 page  i.MX RT1160 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 04/2021 54 NXP Semiconductors Electrical characteristics 4.4.5 Trace timing parameters Figure 14 depicts the trace timing. Figure 14. Trace timing 4.5 External memory interface The following sections provide information about external memory interfaces. Table 43. SWD timing parameters Symbol Description Min Max Unit S0 SWD_CLK frequency — 50 MHz S1 SWD_CLK cycle time 20 — ns S2 SWD_CLK pulse width 10 — ns S3 Input data setup time 5 — ns S4 Input data hold time 1 — ns S5 Output data valid time — 14.4 ns S6 Output high impedance time — 14.4 ns Table 44. Trace timing parameters Symbol Description Min Max Unit T0 TRACE_CLK frequency — 70 MHz T1 TRACE_CLK cycle time 1/T0 — ns T2 TRACE_CLK pulse width 6 — ns T3 TRACE data setup time 2 — ns T4 TRACE data hold time 0.7 — ns T1 T2 TRACE_CLK (output) TRACE0-3 (output) T3 T4 T2 T3 T4 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
