WM8774IFT datasheet(16/42 Pages) WOLFSON

16 / 42 page

WM8774

Product Preview

PP Rev 1.0 June 2002

In left justified, right justified and I

2S modes, the minimum number of BCLKs per DACLRC/ADCLRC

period is 2 times the selected word length. ADCLRC/DACLRC must be high for a minimum of word

length BCLKs and low for a minimum of word length BCLKs. Any mark to space ratio on

ADCLRC/DACLRC is acceptable provided the above requirements are met.

In DSP early or DSP late mode, multiple DACs channel can be time multiplexed onto DIN. DACLRC

is used as a frame sync signal to identify the MSB of the first word. The minimum number of BCLKs

per DACLRC period is 8 times the selected word length. Any mark to space ratio is acceptable on

DACLRC provided the rising edge is correctly positioned. The ADC data may also be output in DSP

early or late modes, with ADCLRC used as a frame sync to identify the MSB of the first word. The

minimum number of BCLKs per ADCLRC period is 2 times the selected word length

LEFT JUSTIFIED MODE

In left justified mode, the MSB of DIN is sampled by the WM8774 on the first rising edge of BCLK

following a DACLRC transition. The MSB of the ADC data is output on DOUT and changes on the

same falling edge of BCLK as ADCLRC and may be sampled on the rising edge of BCLK. ADCLRC

and DACLRC are high during the left samples and low during the right samples (Figure 9).

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

BCLK

DIN/

DOUT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 9 Left Justified Mode TIming Diagram

RIGHT JUSTIFIED MODE

In right justified mode, the LSB of DIN is sampled by the WM8774 on the rising edge of BCLK

preceding a DACLRC transition. The LSB of the ADC data is output on DOUT and changes on the

falling edge of BCLK preceding an ADCLRC transition and may be sampled on the rising edge of

BCLK. ADCLRC and DACLRC are high during the left samples and low during the right samples (

Figure 10).

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

BCLK

DIN/

DOUT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Figure 10 Right Justified Mode Timing Diagram

WM8774IFT 데이터시트(PDF) 16 Page - Wolfson Microelectronics plc

WM8774IFT 데이터시트(HTML) 16 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

데이터시트 다운로드

링크 URL