MCP3461RT-ESLASHST datasheet(73/118 Pages) MICROCHIP

부품명	MCP3461RT-E/ST

상세설명	Two/Four/Eight-Channel, 153.6 ksps, Low-Noise, 16-Bit Delta-Sigma ADCs with Internal Voltage Reference

PDF	118 Pages

Scroll/Zoom	100%

제조업체	MICROCHIP [Microchip Technology]

홈페이지	http://www.microchip.com

Logo

73 / 118 page

 2020-2021 Microchip Technology Inc.

DS20006404C-page 73

MCP3461/2/4R

6.4

Reading from the Device

When the Command bit, CMD[0], is equal to ‘1’, the

command is a read communication. After the STATUS

byte has been transferred, the first register to be read

on the SDO pin is the one with the address defined by

the Command Address bits (CMD[5:2]).

Any CS rising edge during a read communication

aborts the current reading.

The registers may need 4, 8, 16, 24 or 32 bits to be fully

read depending on their address (see Table 8-1).

If the CMD[1:0] bits are equal to ‘11’, the command

type is Incremental Read. In this case, after each

incremented as long as CS stays logic low. The

following data bytes are read from the next address

sequentially defined in the register map. When the

Address Pointer reaches 0xF (last register in the register

map for reading), the next register to read is register 0x0

(see Figure 6-6 for a graphical representation of the

address looping).

FIGURE 6-6:

Incremental Read Loop.

CONFIG0 (0x1)

CONFIG1 (0x2)

CONFIG2 (0x3)

CONFIG3 (0x4)

IRQ (0x5)

MUX (0x6)

SCAN (0x7)

TIMER (0x8)

OFFSETCAL (0x9)

GAINCAL (0xA)

Reserved (0xB)

Reserved (0xC)

LOCK (0xD)

Reserved (0xE)

CRCREG (0xF)

ADCDATA (0x0)

MCP3461RT-E/ST 데이터시트(PDF) 73 Page - Microchip Technology

MCP3461RT-E/ST 데이터시트(HTML) 73 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL