| 전자부품 데이터시트 검색엔진 |
|
INA229 데이터시트(PDF) 7 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
INA229 데이터시트(HTML) 7 Page - Texas Instruments |
|
7 / 48 page ![]() 6.6 Timing Requirements (SPI) MIN NOM MAX UNIT SERIAL INTERFACE fSPI SPI bit frequency 10 MHz tSCLK_H SCLK high time 40 ns tSCLK_L SCLK low time 40 ns tCSF_SCLKR CS fall to first SCLK rise time 10 ns tSCLKF_CSR Last SCLK fall to CS rise time 10 ns tFRM_DLY Sequential transfer delay (1) 50 ns tMOSI_RF MOSI Rise and Fall time, 10 MHz SCLK 15 ns tMOSI_ST MOSI data setup time 10 ns tMOSI_HLD MOSI data hold time 20 ns tMISO_RF MISO Rise and Fall time, CLOAD = 200 pF 15 ns tMISO_ST MISO data setup time 20 ns tMISO_HLD MISO data hold time 20 ns tCS_MISO_DLY CS falling edge to MISO data valid delay time 25 ns tCS_MISO_HIZ CS rising edge to MISO high impedance delay time 25 ns (1) Optional. The SPI interface can operate without the CS pin assistance as long as the pin is held low. 6.7 Timing Diagram tSCLK_L High-Z High-Z CS SCLK MOSI MISO X undefined undefined MSB MSB LSB LSB tSCLK_H tSCLKF_CSR tCSF_SCLKR tFRM_DLY tMOSI_RF tMISO_RF tMOSI_ST tMOSI_HLD tMISO_ST tCS_MISO_DLY tMISO_HLD tCS_MISO_HIZ tSCLK_L Figure 6-1. SPI Timing Diagram www.ti.com INA229-Q1 SLYS024A – MAY 2020 – REVISED JUNE 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 7 Product Folder Links: INA229-Q1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |