전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ZPSD301-B-90LI 데이터시트(PDF) 21 Page - STMicroelectronics

부품명 ZPSD301-B-90LI
상세설명  Low Cost Field Programmable Microcontroller Peripherals
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ZPSD301-B-90LI 데이터시트(HTML) 21 Page - STMicroelectronics

Back Button ZPSD301-B-90LI Datasheet HTML 17Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 18Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 19Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 20Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 21Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 22Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 23Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 24Page - STMicroelectronics ZPSD301-B-90LI Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 85 page
background image
PSD3XX Family
18
PSD3XX Family
10.
I/O Port
Functions
(cont.)
10.3 Port B (PB0-PB7)
The control registers of Port B are located in CSIOPORT space; see Table 5A and 5B.
10.3.1 Port B (PB0-PB7) in Multiplexed Address/Data Mode
Each pin of Port B can be individually configured. The following table summarizes what the
control registers (in CSIOPORT space) for Port B do:
NOTE: 1. Default value is the value after reset.
Default
Value
Register Name
0 Value
1 Value
(Note 1)
Port B Pin Register
Sampled logic level
Sampled logic level
X
at pin = ‘0’
at pin = ‘1’
Port B Direction Register
Pin is configured
Pin is configured
0
as input
as output
Port B Data Register
Data in DFF = ‘0’
Data in DFF = ‘1’
0
MCU I/O Mode
The default configuration of Port B is MCU I/O. In this mode, every pin can be set
(at run-time) as an input or output by writing to the respective pin’s direction flip-flop (DIR
FF, Figure 6). As an output, the pin level can be controlled by writing to the respective pin’s
data flip-flop (DFF, Figure 6). The Pin Register can be read to determine logic level of the
pin. The contents of the Pin Register indicate the true state of the PSD driving the pin
through the DFF or an external source driving the pin. Pins can be configured as CMOS
or open-drain using ST’s PSDsoft software. Open-drain pins require external pull-up
resistors.
Chip Select Output
Alternatively, each bit of Port B can be configured to provide a chip-select output signal
from PAD B. PB0-PB7 can provide CS0-CS7, respectively. The functionality of these pins is
not limited to chip selects only; they can be used for generic combinatorial logic as well.
Each of the CS0-CS3 signals is comprised of four product terms, and each of the CS4-CS7
signals is comprised of two product terms.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com