전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIMXRT516SCVJ2A 데이터시트(PDF) 37 Page - NXP Semiconductors

부품명 PIMXRT516SCVJ2A
상세설명  i.MX RT1170 Crossover Processors Data Sheet for Consumer Products
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PIMXRT516SCVJ2A 데이터시트(HTML) 37 Page - NXP Semiconductors

Back Button PIMXRT516SCVJ2A Datasheet HTML 33Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 34Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 35Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 36Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 37Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 38Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 39Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 40Page - NXP Semiconductors PIMXRT516SCVJ2A Datasheet HTML 41Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 128 page
background image
Electrical characteristics
i.MX RT1170 Crossover Processors Data Sheet for Consumer Products, Rev. 1, 05/2021
NXP Semiconductors
37
•
Need to ensure DCDC_IN ramps to 3.0 V within 0.2 x RC, RC is from external delay circuit used
for DCDC_PSWITCH and must be longer than 1 ms.
•
POR_B (if used) must be held low during the entire power up sequence.
NOTE
The POR_B input (if used) must be immediately asserted at power-up and
remain asserted until after the last power rail reaches its working voltage. In
the absence of an external reset feeding the POR_B input, the internal POR
module takes control. See the i.MX RT1170 Reference Manual
(IMXRT1170RM) for further details and to ensure that all necessary
requirements are being met.
NOTE
The voltage on DCDC_PSWITCH pin should be below 0.5 V before
ramping up the voltage on DCDC_PSWITCH.
NOTE
The power rail VDD_SNVS_DIG is controlled by software.
NOTE
Need to ensure that there is no back voltage (leakage) from any supply on
the board towards the 3.3 V supply (for example, from the external
components that use both the 1.8 V and 3.3 V supplies).
NOTE
USB1_VBUS, USB2_VBUS, and VDDA_ADC_3P3 are not part of the
power supply sequence and may be powered at any time.
4.2.1.2
Power-down sequence
The following restrictions must be followed:
•
VDD_SNVS_IN supply must be turned off after any other power supply or be connected (shorted)
with VDD_LPSR_IN and DCDC_IN supply.
•
If a coin cell is used to power VDD_SNVS_IN, then ensure that it is removed after any other supply
is switched off.
4.2.1.3
Power supplies usage
I/O pins should not be externally driven while the I/O power supply for the pin (NVCC_XXXX) is OFF.
This can cause internal latch-up and malfunctions due to reverse current flows. For information about I/O
power supply of each pin, see “Power Rail” columns in pin list tables of Section 6, Package information
and contact assignments.”



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com