 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PIMXRT516SCVJ2A 데이터시트(PDF) 55 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT516SCVJ2A 데이터시트(HTML) 55 Page - NXP Semiconductors |
|
|
55 / 128 page  Electrical characteristics i.MX RT1170 Crossover Processors Data Sheet for Consumer Products, Rev. 1, 05/2021 NXP Semiconductors 55 4.4.2 WDOG reset timing parameters Figure 10 shows the WDOG reset timing and Table 42 lists the timing parameters. Figure 10. WDOGn_B timing diagram NOTE RTC_XTALI is approximately 32 kHz. RTC_XTALI cycle is one period or approximately 30 s. NOTE WDOGn_B output signals (for each one of the Watchdog modules) do not have dedicated pins, but are muxed out through the IOMUX. See the IOMUX manual for detailed information. Table 41. POR reset timing parameters ID Parameter Min Max Unit CC1 Duration of POR_B to be qualified as valid. 1 — RTC_XTALI cycle Table 42. WDOGn_B timing parameters ID Parameter Min Max Unit CC3 Duration of WDOGn_B Assertion 1 — RTC_XTALI cycle WDOGn_B CC3 (Output) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
