873033AM

www.icst.com/products/hiperclocks.html

REV. A OCTOBER 19, 2005

8

Integrated

Circuit

Systems, Inc.

ICS873033

VCC

R2

1K

V_REF

C1

0.1u

R1

1K

Single Ended Clock Input

PCLK

nPCLK

Figure 2 shows how the differential input can be wired to accept

single ended levels. The reference voltage V_REF = V

generated by the bias resistors R1, R2 and C1. This bias circuit

should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in

the center of the input voltage swing. For example, if the input

clock swing is only 2.5V and V

and R2/R1 = 0.609.

Figure 3 shows an example of the differential input that can be

wired to accept single ended levels. The reference voltage level

V

input. The C1 capacitor should be located as close as possible

to the input pin.

PCLK

nPCLK

VBB

C1

0.1u

CLK_IN

VCC