| 전자부품 데이터시트 검색엔진 |
|
PLL102-15SC 데이터시트(PDF) 2 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL102-15SC 데이터시트(HTML) 2 Page - PhaseLink Corporation |
|
2 / 8 page ![]() PLL102-15 Low Skew Output Buffe r 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 05/06/03 Page 2 PIN DESCRIPTIONS Name Number Type Description VDD 1 P 3.3V Power Supply. CLK13 2 O Buffered clock output. CLKOUT 3 3 O Buffered clock output. Internal fe ed back on this pin. GND 4 P Ground. REF_IN2 5 I Input reference frequency. Spread spectrum modulation on this signal will be passed to the output (up to 33kHz SST modulation). CLK23 6 O Buffered clock output. CLK33 7 O Buffered clock output. NC 8 - No connection. Notes: 2: Weak pull-down. 3: Weak pull -down on all outputs. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |