| 전자부품 데이터시트 검색엔진 |
|
PLL102-15SC 데이터시트(PDF) 6 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL102-15SC 데이터시트(HTML) 6 Page - PhaseLink Corporation |
|
6 / 8 page ![]() PLL102-15 Low Skew Output Buffe r 47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991 Rev 05/06/03 Page 6 Output-Output Skew REF_IN CLKOUT The skew between CLKOUT and the CLK(1-3) outputs is not dynamically adjusted by the PLL. Since CLKOUT is one of the inputs to the PLL, zero phase difference is maintained from REF_IN to CLKOUT. If all outputs are equally loaded, zero phase difference will maintained from REF_IN to all outputs. If applications requiring zero output-output skew, all the outputs must equally loaded. If the CLK(1-3) outputs are less loaded than CLKOUT, CLK(1-3) outputs will lead it; if the CLK(1-3) is more loaded than CLKOUT, CLK(1-3) will lag the CLKOUT. Since the CLKOUT and the CLK(1-3) outputs are identical, they all start at the same time, but difference loads cause them to have different rise times and different times crossing the measurement thresholds. CLK(1-3) Zero Delay REF_IN CLKOUT CLK(1-3) Advanced REF_IN CLKOUT CLK(1-3) Delayed REF_IN input and all outputs loaded equally REF_IN and CLK(1-3) outputs loaded equally, with CLK(1-3) less loaded than CLKOUT. REF_IN input and CLK(1-3) outputs loaded equally, with CLK(1-3) more loaded than CLKOUT. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |