전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PLL650-05SC-R 데이터시트(PDF) 4 Page - PhaseLink Corporation

부품명 PLL650-05SC-R
상세설명  Low EMI Network LAN Clock
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PLL [PhaseLink Corporation]
홈페이지  http://www.phaselink.com
Logo PLL - PhaseLink Corporation

PLL650-05SC-R 데이터시트(HTML) 4 Page - PhaseLink Corporation

  PLL650-05SC-R Datasheet HTML 1Page - PhaseLink Corporation PLL650-05SC-R Datasheet HTML 2Page - PhaseLink Corporation PLL650-05SC-R Datasheet HTML 3Page - PhaseLink Corporation PLL650-05SC-R Datasheet HTML 4Page - PhaseLink Corporation PLL650-05SC-R Datasheet HTML 5Page - PhaseLink Corporation PLL650-05SC-R Datasheet HTML 6Page - PhaseLink Corporation  
Zoom Inzoom in Zoom Outzoom out
 4 / 6 page
background image
PLL650-05
Low EMI Network LAN Clock
47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 09/03/04 Page 4
Electrical Specifications
1. Absolute Maximum Ratings
PARAMETERS
SYMBOL
MIN.
MAX.
UNITS
Supply Voltage
VDD
4.6
V
Input Voltage, dc
VI
-0.5
VDD+0.5
V
Output Voltage, dc
VO
-0.5
VDD+0.5
V
Storage Temperature
TS
-65
150
°C
Ambient Operating Temperature*
TA
-40
85
°C
Junction Temperature
TJ
125
°C
Lead Temperature (soldering, 10s)
260
°C
ESD Protection, Human Body Model
2
kV
Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device
and affect product reliability. These conditions represent a stress rating only, and functional operations of the device at these or any other conditions above
the operational limits noted in this specification is not implied.
* Note: Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only.
2. AC Specifications
PARAMETERS
CONDITIONS
MIN.
TYP.
MAX.
UNITS
Input Frequency
10
25
27
MHz
Output Rise Time
0.8V to 2.0V with no load
1.5
ns
Output Fall Time
2.0V to 0.8V with no load
1.5
ns
Duty Cycle*
@ 50% VDD
45
50
55
%
Max. Absolute Jitter
Short term
±150
ps
Max. Jitter, cycle to cycle
80
ps
* : in case SDRAM output is selected to be 83.3MHz, the duty cycle of output pin 22 will be 40%-60% if its output frequency is selected to be 105MHz
(FS2=1). In all other situations, pin 22 will also have a 50%-50% typical duty cycle.



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com