| 전자부품 데이터시트 검색엔진 |
|
PLL620-28 데이터시트(PDF) 3 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL620-28 데이터시트(HTML) 3 Page - PhaseLink Corporation |
|
3 / 6 page ![]() PLL620-28/-29 Low Phase Noise VCXO (for 100-200MHz Fund Xtal) 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 07/08/05 Page 3 3. General Electrical Specifications PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Supply Current (Loaded Outputs) IDD PECL/LVDS 100/80 mA Operating Voltage VDD 2.97 3.63 V Output Clock Duty Cycle @ 1.25V (LVDS) @ VDD – 1.3V (PECL) 45 45 50 50 55 55 % Short Circuit Current ±50 mA 4. Jitter Specifications PARAMETERS CONDITIONS MIN. TYP. MAX. UNITS Period jitter RMS 2.5 Period jitter peak-to-peak At 155.52MHz, with capacitive decoupling between VDD and GND. 18.5 ps Accumulated jitter RMS 2.5 Accumulated jitter peak-to-peak At 155.52MHz, with capacitive decoupling between VDD and GND. Over 10,000 cycles. 24 ps Integrated jitter RMS at 155MHz Integrated 12 kHz to 20 MHz 0.3 ps 5. Phase Noise Specifications PARAMETERS FREQUENCY @10Hz @100Hz @1kHz @10kHz @100kHz UNITS Phase Noise relative to carrier 155.52MHz -80 -110 -125 -143 -145 dBc/Hz |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |