| 전자부품 데이터시트 검색엔진 |
|
PLL620-28 데이터시트(PDF) 1 Page - PhaseLink Corporation |
|
|
|||||||||||||||||||||||||||||
PLL620-28 데이터시트(HTML) 1 Page - PhaseLink Corporation |
|
1 / 6 page ![]() PLL620-28/-29 Low Phase Noise VCXO (for 100-200MHz Fund Xtal) 47745 Fremont Blvd., Fremont, California 94538 Tel (510) 492-0990 Fax (510) 492-0991 www.phaselink.com Rev 07/08/05 Page 1 FEATURES • 100MHz to 200MHz Fundamental Mode Crystal. • Output range: 100 – 200MHz (no PLL). • Low Injection Power for crystal 50uW. • Sub 0.5pS RMS phase jitter ( 12kHz to 20MHz ). • PECL (PLL620-28) or LVDS output (PLL620-29). • Supports 2.5V or 3.3V-Power Supply. • Available in 16-Pin TSSOP. DESCRIPTION The PLL620-28/-29 family of XO ICs is specifically designed to work with high frequency fundamental and third overtone crystals. They achieve very low current into the crystal, resulting in better stability. Their very low jitter makes them ideal for the most demanding timing requirements. BLOCK DIAGRAM PIN CONFIGURATION (Top View) OUTPUT ENABLE LOGICAL LEVELS Part # OE State 0 (Default) Output enabled PLL620-28 1 Tri-state 0 Tri-state PLL620-29 1 (Default) Output enabled OE input: Logical states defined by PECL levels for PLL620-28 Logical states defined by CMOS levels for PLL620-29 XIN XOUT OE Q PLL620-28/-29 Q Oscillator Amplifier |
유사한 부품 번호 - PLL620-28 |
|
유사한 설명 - PLL620-28 |
|
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |