| 전자부품 데이터시트 검색엔진 |
|
AT25SL641-DWF 데이터시트(PDF) 4 Page - Dialog Semiconductor |
|
|
|||||||||||||||||||||||||||||
AT25SL641-DWF 데이터시트(HTML) 4 Page - Dialog Semiconductor |
|
4 / 76 page ![]() 3 AT25SL641 DS-25SL641–113F–12/2018 2. Pinouts and Pin Descriptions The following figures show the available package types. During all operations, V CC must be held stable and within the specified valid range: VCC (min) to VCC (max). All of the input and output signals must be held high or low (according to voltages of VIH, VOH, VIL or VOL. Figure 1-1. 8-SOIC (Top View) Figure 1-2. 8-UDFN (Top View) Figure 1-3. 8-WLCSP (Bottom View) CS GND VCC SCK 1 2 3 4 8 7 6 5 SO (I/O1) HOLD (I/O3) SI (I/O0) WP (I/O2) 1 2 3 4 8 7 6 5 CS SO (I/O1) WP (I/O2) GND VCC HOLD (I/O3) SCK SI (I/O0) Vcc CS I/O 1(SO) I/O 3(HOLD) SCK I/O 2(WP) GND I/O 0(SI) NC NC NC NC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |