전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS8442I 데이터시트(PDF) 9 Page - Integrated Circuit Systems

부품명 ICS8442I
상세설명  700MHZ, CRYSTAL OSCILLATOR-TO-DIFFERENTIAL LVDS FREQUENCY SYNTHESIZER
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ICST [Integrated Circuit Systems]
홈페이지  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS8442I 데이터시트(HTML) 9 Page - Integrated Circuit Systems

Back Button ICS8442I Datasheet HTML 5Page - Integrated Circuit Systems ICS8442I Datasheet HTML 6Page - Integrated Circuit Systems ICS8442I Datasheet HTML 7Page - Integrated Circuit Systems ICS8442I Datasheet HTML 8Page - Integrated Circuit Systems ICS8442I Datasheet HTML 9Page - Integrated Circuit Systems ICS8442I Datasheet HTML 10Page - Integrated Circuit Systems ICS8442I Datasheet HTML 11Page - Integrated Circuit Systems ICS8442I Datasheet HTML 12Page - Integrated Circuit Systems ICS8442I Datasheet HTML 13Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 15 page
background image
8442AYI
www.icst.com/products/hiperclocks.html
REV. C MAY 10, 2005
9
Integrated
Circuit
Systems, Inc.
ICS8442I
700MHZ, CRYSTAL OSCILLATOR-TO-DIFFERENTIAL
LVDS FREQUENCY SYNTHESIZER
CRYSTAL INPUT INTERFACE
A crystal can be characterized for either series or parallel mode
operation. The ICS8442I has a built-in crystal oscillator circuit.
This interface can accept either a series or parallel crystal without
additional components and generate frequencies with accuracy
Figure 3. CRYSTAL INPUt INTERFACE
suitable for most applications. Additional accuracy can be
achieved by adding two small capacitors C1 and C2 as shown in
Figure 3. Typical results using parallel 18pF crystals are shown
in Table 10.
LVDS DRIVER TERMINATION
A general LVDS interface is shown in
Figure 4. In a 100
Ω differ-
ential transmission line environment, LVDS drivers require a
matched load termination of 100
Ω across near the receiver in-
put. For a multiple LVDS outputs buffer, if only partial outputs
are used, it is recommended to terminate the un-used outputs.
100
Ω
Ω
Ω
Ω
Ω Differential Transmission Line
FIGURE 4. TYPICAL LVDS DRIVER TERMINATION
DIFFERENTIAL DUTY CYCLE IMPROVEMENT
The schematic below is recommended for applications using the
÷1 output configuration for improving the differential duty cycle.
FIGURE 5. DIFFERENTIAL DUTY CYCLE IMPROVEMENT
3.3V
3.3V
LVDS_DRIVER
R1
100
HiPerClockS
Zo = 50 Ohm
Zo = 50 Ohm
nCLK
CLK
R1
100
C1
.1uf
Vcc = 3.3V
R3
800
LVDS Driv er
R2
1.3k
Zo = 50
R4
1.3k
C2
.1uf
Receiv er_dif
+
-
Zo = 50
R5
800
C1
18p
X1
18pF Parallel Crystal
C2
22p
XTAL_IN
XTAL_OUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com