Z86D7308HSC datasheet(39/92 Pages) ZILOG

39 / 92 page

Z86D73

40/44/48-Pin Low-Voltage IR OTP

PS019402-1103

LVD(D)0Ch Low-Voltage Detection Register

The LVD flag will be valid after enabling the detection for 20

µS (design

estimation, not tested in production). LVD does not work at STOP mode. It

must be disabled during STOP mode in order to reduce current.

Do not modify register P01M while checking a low-voltage condition.

Switching noise of both ports 0 and 1 together might trigger the LVD flag.

HI8(D)0Bh

This register holds the captured data from the output of the 8-bit Counter/Timer0.

Typically, this register is used to hold the number of counts when the input signal

is 1.

L08(D)0Ah

This register holds the captured data from the output of the 8-bit Counter/Timer0.

Typically, this register is used to hold the number of counts when the input signal

is 0.

Field

Bit Position

Description

LVD

765432--

Reserved

No Effect

------1-

LV flag set

LV flag reset

-------0

R/W

Enable LVD

Disable LVD

*Default after POR

Field

Bit Position

Description

T8_Capture_HI

76543210

Captured Data

No Effect

Field

Bit Position

Description

T8_Capture_L0

76543210

Captured Data

No Effect

Note:

Z86D7308HSC 데이터시트(PDF) 39 Page - Zilog, Inc.

Z86D7308HSC 데이터시트(HTML) 39 Page - Zilog, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

데이터시트 다운로드

링크 URL