DLPA2000 datasheet(38/63 Pages) TI

38 / 63 page

DMD_LS_RDATA

DMD_LS_CLK

DMD_HS_WDATA_B_N

DMD_HS_WDATA_B_P

DMD_HS_WDATA_C_N

DMD_HS_WDATA_C_P

600-MHz sub-LVDS DDR (High Speed)

DMD_HS_WDATA_D_N

DMD_HS_WDATA_D_P

DMD_HS_CLK_N

DMD_HS_CLK_P

DMD_HS_WDATA_E_N

DMD_HS_WDATA_E_P

DMD_HS_WDATA_F_N

DMD_HS_WDATA_F_P

DMD_HS_WDATA_G_N

DMD_HS_WDATA_G_P

DMD_HS_WDATA_H_N

DMD_HS_WDATA_H_P

DMD_HS_WDATA_A_N

DMD_HS_WDATA_A_P

(Example DMD)

DLP230xx

960 × 540 display

Sub-LVDS-DMD

120-MHz SDR (Low Speed)

DLPC34xx

Leave Open

DMD_LS_WDATA

DMD_DEN_ARSTZ

Figure 7-9. DLP160AP (0.16 QnHD) DMD Interface Example

The sub-LVDS high-speed interface waveform quality and timing on the DLPC34xx controller depends on the

total length of the interconnect system, the spacing between traces, the characteristic impedance, etch losses,

and how well matched the lengths are across the interface. Thus, ensuring positive timing margin requires

attention to many factors.

In an attempt to minimize the signal integrity analysis that would otherwise be required, the DMD Control

and Sub-LVDS Signals layout section is provided as a reference of an interconnect system that satisfy both

waveform quality and timing requirements (accounting for both PCB routing mismatch and PCB signal integrity).

Variation from these recommendations may also work, but should be confirmed with PCB signal integrity

analysis or lab measurements.

DLPC3420

DLPS232 – OCTOBER 2021

www.ti.com

Submit Document Feedback

Product Folder Links: DLPC3420

DLPA2000 데이터시트(PDF) 38 Page - Texas Instruments

DLPA2000 데이터시트(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

데이터시트 다운로드

링크 URL