전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

USB7006 데이터시트(PDF) 42 Page - Microchip Technology

부품명 USB7006
상세설명  6-Port USB 3.2 Gen 1 Controller Hub
PDF  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

USB7006 데이터시트(HTML) 42 Page - Microchip Technology

Back Button USB7006 Datasheet HTML 38Page - Microchip Technology USB7006 Datasheet HTML 39Page - Microchip Technology USB7006 Datasheet HTML 40Page - Microchip Technology USB7006 Datasheet HTML 41Page - Microchip Technology USB7006 Datasheet HTML 42Page - Microchip Technology USB7006 Datasheet HTML 43Page - Microchip Technology USB7006 Datasheet HTML 44Page - Microchip Technology USB7006 Datasheet HTML 45Page - Microchip Technology USB7006 Datasheet HTML 46Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 55 page
background image
USB7006
DS00003715A-page 42
2021 Microchip Technology Inc.
9.6.3
RESET AND CONFIGURATION STRAP TIMING
Figure 9-4 illustrates the
RESET_N pin timing requirements and its relation to the configuration strap pins. Assertion of
RESET_N is not a requirement. However, if used, it must be asserted for the minimum period specified. Refer to
Section 8.9, Resets for additional information on resets. Refer to Section 3.3, Configuration Straps and Programmable
Functions for additional information on configuration straps.
9.6.4
POWER-ON OR RESET TO SMBUS SLAVE READY TIMING
Figure 9-5 illustrates the SMBus Slave interface readiness in relation to power-on or de-assertion of
RESET_N. In order
to ensure reliable SMBus slave operation, the SMBus master must allow the bus to remain idle until tSMBUS_RDY timing
has been met. The operational levels (Vopp) for the external power supplies are detailed in Section 9.2, Operating Con-
ditions**.
FIGURE 9-4:
RESET_N CONFIGURATION STRAP TIMING
TABLE 9-6:
RESET_N CONFIGURATION STRAP TIMING
Symbol
Description
Min
Typ
Max
Units
trstia
RESET_N input assertion time
5
s
tcsh
Configuration strap pins hold after
RESET_N deassertion
1
ms
Note:
The clock input must be stable prior to
RESET_N deassertion.
Configuration strap latching and output drive timings shown assume that the Power-On reset has finished
first otherwise the timings in Section 9.6.2, Power-On and Configuration Strap Timing apply.
FIGURE 9-5:
POWER-ON OR RESET TO SMBUS SLAVE READY TIMING
TABLE 9-7:
POWER-ON OR RESET TO SMBUS SLAVE READY TIMING
Symbol
Description
Min
Typ
Max
Units
tSMBUS_RDY Power-on or RESET_N deassertion to SMBus ready
40
ms
RESET_N
Configuration
Straps
trstia
tcsh
All External
Power Supplies
& Reset
Vopp
SMBus
SMBus commands accepted
(if SMBus slave interface is enabled)
SMBus interface not available
(slave inter face will stretch clock if addressed)
Power-on-Reset
SOC_CFG STAGE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com