전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AM79C850KC 데이터시트(PDF) 72 Page - Advanced Micro Devices

부품명 AM79C850KC
상세설명  SUPERNET-R 3
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMD [Advanced Micro Devices]
홈페이지  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C850KC 데이터시트(HTML) 72 Page - Advanced Micro Devices

Back Button AM79C850KC Datasheet HTML 68Page - Advanced Micro Devices AM79C850KC Datasheet HTML 69Page - Advanced Micro Devices AM79C850KC Datasheet HTML 70Page - Advanced Micro Devices AM79C850KC Datasheet HTML 71Page - Advanced Micro Devices AM79C850KC Datasheet HTML 72Page - Advanced Micro Devices AM79C850KC Datasheet HTML 73Page - Advanced Micro Devices AM79C850KC Datasheet HTML 74Page - Advanced Micro Devices AM79C850KC Datasheet HTML 75Page - Advanced Micro Devices AM79C850KC Datasheet HTML 76Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 97 page
background image
AMD
P R E L I M I N A R Y
72
SUPERNET 3
SUPERNET 3 Programmable Registers (continued)
Register
Mnemonic
NPADDR7–0
Description
“imsk3l”
“64”
Lower 16 bits of IMSK register 3
“ivr”
“65”
Interrupt Vector register (Read Only)
“imr”
“66”
Interrupt mask register
“ilr”
“67”
(Hidden)
“rpr2”
“68”
Read pointer for second receive queue
“wpr2”
“69”
Write pointer for second receive queue
“swpr2”
“6a”
Shadow write pointer for second receive queue
“earv2”
“6b”
End Address of Receive 2 Queue
“unlckdly”
“6c”
Auto Unlock Delay Register
“6d”
“6d”
“6e”
“6e”
“lwpr1”
“6f”
(Hidden)
“lrwd1”
“70”
(Hidden)
“lwpr2”
“71”
(Hidden)
“lrwd2”
“72”
(Hidden)
“fifoflag”
“73”
(Hidden)
“74”
“74”
“75”
“75”
“76”
“76”
“77”
“77”
“78”
“78”
“ltdpa1”
“79”
Last Transmit Descriptor Pointer for Async 1 queue
“lsa0”
“7a”
(Hidden)
“lss”
“7b”
(Hidden)
“7c”
“7c”
“7d”
“7d”
“7e”
“7e”
“7f”
“7f”
“plc_cntrl_a”
“80”
PLC–S control register A
“plc_cntrl_b”
“81”
PLC–S control register B
“intr_mask”
“82”
PLC–S interrupt mask register
“xmit_vector”
“83”
PLC–S transmit vector register
“vector_length”
“84”
PLC–S vector length register
“le_threshold”
“85”
PLC–S link error threshold register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com