ES9219C datasheet(13/67 Pages) ESS

13 / 67 page

ES9219 Datasheet

CONFIDENTIAL ADVANCE INFORMATION 1.0.4

February 27, 2020

ESS TECHNOLOGY, INC. 237 South Hillview Drive, Milpitas, CA 95035, USA Tel (408) 643-8800 • Fax (408) 643-8801

Volume Control

Each output channel has its own attenuation circuit. The attenuation for each channel is controlled independently. Each channel can be attenuated

from 0dB to –127dB in 0.5dB steps. Each 0.5dB step transition takes up to 64 intermediate levels, depending on the vol_rate setting in Register 6:

DOP AND VOLUME RAMP RATE. The result being that the level changes are done using small enough steps so that no switching noise occurs

during the transition of the volume control. When a new volume level is set, the attenuation circuit will ramp softly to the new level.

The volume control can be either channel independent or synchronized using Register 27: GENERAL CONFIGURATION ch1_volume.

Master Trim

The master trim sets the 0dB reference level for the digital volume control of each DAC. The master trim is programmable via Register 17-20:

MASTER TRIM. The master trim registers store a 32bit signed number.

This register value should never exceed the full scale signed value 32’h7FFFFFFF

Example: Setting the reference value to -1dB (from full-scale) = 32’h721482BF

System Clock XI/MCLK & BCK

A system clock is required for proper operation of the digital filters and modulation circuitry. It can be generated using an appropriate crystal, MCLK,

or BCK in combination with the Analog PLL.

XOSC

XOUT

BCK

DAC

Digital

PLL_INPUT_CLK

PLL

1.8V

3.3V

1.8V

CLK

GEAR

Analog

RESETB

PD_XTAL

XTAL

MCLK

BCLK

SEL_DAC_CLK IN

DIGITAL

CORE

XTAL

XIN

Figure 5: ES9219 MCLK & BCK Routing

MCLK Path in RED, BCK Path in Green, both will use the Analog PLL

Automatic clock gearing is supported to save power with the full XI (or MCLK) clock rate is not required.

CLK =

��_��

The minimum XI(MCLK) frequency must satisfy the following conditions:

Data Type

Minimum MCLK Frequency

DSD Data

CLK > 3 x FSR , FSR = 2.8224MHz (x 1, 2, or 4)

Serial Normal Mode

CLK > 128 x FSR, FSR

 384kHz

CLK = 128 x FSR (synchronous MCLK) with FSR

 384kHz

Serial OSF Bypass Mode

CLK > 24 x FSR, FSR

 768kHz

ES9219C 데이터시트(PDF) 13 Page - ESS Technology,Inc

ES9219C 데이터시트(HTML) 13 Page - ESS Technology,Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

데이터시트 다운로드

링크 URL