| 전자부품 데이터시트 검색엔진 |
|
W7100A 데이터시트(PDF) 68 Page - WIZnet Co., Ltd |
|
|
|||||||||||||||||||||||||||||
W7100A 데이터시트(HTML) 68 Page - WIZnet Co., Ltd |
|
68 / 160 page ![]() W7100A Datasheet v1.2.5 68 7 Watchdog Timer 7.1 Overview The Watchdog Timer is driven by the main system clock that is supplied by a series of dividers as shown in the Figure below. The divider output is selectable and determines the timeout intervals. When the timeout is reached, an interrupt flag will be set, and if enabled, a reset will be occurred. When interrupt enable bit and global interrupt are enabled, the interrupt flag will activate the interrupts. The reset and interrupt are completely discrete functions that may be acknowledged separately, together or even ignored depending on the application. Figure 7.1 Watchdog Timer Structure 7.2 Interrupts Watchdog interrupt related bits are shown below. An interrupt can be turned on/off by the IE (0xA8) and EIE (0xE8) registers, and high/low priorities can be set in the EIP EIP (0xF8) register. The IE contains global interrupt system disable (0) / enable (1) bit called EA. IE (0xA8) 7 6 5 4 3 2 1 0 Reset EA - ET2 ES ET1 EX1 ET0 EX0 0x00 Figure 7.2 Interrupt Enable Register EIE (0xE8) 7 6 5 4 3 2 1 0 Reset - - - EWDI EINT5 EINT4 EINT3 EINT2 0x00 Figure 7.3 Extended Interrupt Enable Register Note: EA - Enable global interrupt EWDI - Enable Watchdog interrupt |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |