전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

UCS2113 데이터시트(PDF) 41 Page - Microchip Technology

부품명 UCS2113
상세설명  USB Dual-Port Power Switch and Current Monitor
PDF  62 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

UCS2113 데이터시트(HTML) 41 Page - Microchip Technology

Back Button UCS2113 Datasheet HTML 37Page - Microchip Technology UCS2113 Datasheet HTML 38Page - Microchip Technology UCS2113 Datasheet HTML 39Page - Microchip Technology UCS2113 Datasheet HTML 40Page - Microchip Technology UCS2113 Datasheet HTML 41Page - Microchip Technology UCS2113 Datasheet HTML 42Page - Microchip Technology UCS2113 Datasheet HTML 43Page - Microchip Technology UCS2113 Datasheet HTML 44Page - Microchip Technology UCS2113 Datasheet HTML 45Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 62 page
background image
 2016-2021 Microchip Technology Inc. and its subsidiaries
DS20005680B-page 41
UCS2113
8.3
Configuration Registers
The Configuration registers control basic device
functionality. The contents of these registers are
retained in Sleep.
REGISTER 8-7:
GENERAL CONFIGURATION 1 REGISTER (ADDRESS 11H)
R/W-0
U-0
R/W-0
R/W-0
R/W-0
R/W-1
U-1
U-0
ALERT1_MASK
DSCHG1
PWR_EN1S
DISCHG_TIME<1:0>
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit
C = Clear on Read
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
ALERT1_MASK: Mask errors for all interrupts in Register 8-3 except OV_LIM1 and TSD.
1 = The ALERT#1 pin will only assert if a OV_LIM1 or TSD is detected
0 = The ALERT#1 pin will be asserted if an error condition or indicator event is detected
bit 6
Unimplemented
bit 5
DSCHG1: Forces the VBUS1 to be reset and discharged when the UCS2113 is in the Active state
and the EN_VBUS_DISCHG bit is logic '1'. Writing this bit to a logic ‘1’ will cause the port power
switch to be opened and the discharge circuitry to activate and discharge VBUS. Actual discharge
time is controlled by DISCHG_TIME<1:0>. This bit must be cleared by the SMBus host after the
forced VBUS discharge.
1 =VBUS1 discharge initiated
0 = Port 1 not in discharge
bit 4
PWR_EN1S: Power Enable Port 1 override - This bit is OR’ed with the PWR_EN1 pin. Thus, if the
polarity is set to active-high, either the PWR_EN1 pin or this bit must be ‘1’ to enable the port power
switch.
bit 3-2
DISCHG_TIME<1:0>: Discharge time Port 1 - sets tDISCHARGE. The discharge time value is the
same for both ports.
00 = 100 ms
01 = 200 ms
10 = 300 ms
11 = 400 ms
bit 1-0
Unimplemented



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com