전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD9540PCB 데이터시트(PDF) 20 Page - Analog Devices

부품명 AD9540PCB
상세설명  655 MHz Low Jitter Clock Generator
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD9540PCB 데이터시트(HTML) 20 Page - Analog Devices

Back Button AD9540PCB Datasheet HTML 16Page - Analog Devices AD9540PCB Datasheet HTML 17Page - Analog Devices AD9540PCB Datasheet HTML 18Page - Analog Devices AD9540PCB Datasheet HTML 19Page - Analog Devices AD9540PCB Datasheet HTML 20Page - Analog Devices AD9540PCB Datasheet HTML 21Page - Analog Devices AD9540PCB Datasheet HTML 22Page - Analog Devices AD9540PCB Datasheet HTML 23Page - Analog Devices AD9540PCB Datasheet HTML 24Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 32 page
background image
AD9540
Rev. 0 | Page 20 of 32
DDS AND DAC
The precision frequency division within the device is accom-
plished using DDS technology. The DDS can control the digital
phase relationships by clocking a 48-bit accumulator. The
incremental value loaded into the accumulator, known as the
frequency tuning word, controls the overflow rate of the
accumulator. Similar to a sine wave completing a 2π radian
revolution, the overflow of the accumulator is cyclical in nature
and generates a fundamental frequency according to
48
2
)
( s
o
f
FTW
f
×
=
}
2
W
{0
47
≤ FT
The instantaneous phase of the sine wave is therefore the output
of the phase accumulator block. This signal may be phase-offset
by programming an additive digital phase that is added to each
phase sample coming out of the accumulator.
These instantaneous phase values are then piped through a
phase-to-amplitude conversion (sometimes called an angle-to-
amplitude conversion or AAC) block. This algorithm follows a
cos(x) relationship, where x is the phase coming out of the
phase offset block, normalized to 2π.
Finally, the amplitude words are piped to a 10-bit DAC. Because
the DAC is a sampled data system, the output is a reconstructed
sine wave that needs to be filtered to take high frequency im-
ages out of the spectrum. The DAC is a current steering DAC
that is AVDD referenced. To get a measurable voltage output,
the DAC outputs must be terminated through a load resistor to
AVDD, typically 50 Ω. At positive full scale, IOUT sinks no cur-
rent and the voltage drop across the load resistor is 0. However,
the IOUT output sinks the DAC’s programmed full-scale output
current, causing the maximum output voltage drop across the
load resistor. At negative full-scale, the situation is reversed and
IOUT sinks the full-scale current (and generates the maximum
drop across the load resistor), while IOUT sinks no current
(and generates no voltage drop). At midscale, the outputs sink
equal amounts of current, generating equal voltage drops.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com