STM32F732IE datasheet(148/226 Pages) STMICROELECTRONICS

148 / 226 page

Electrical characteristics

STM32F732xx STM32F733xx

148/226

DS11854 Rev 6

Output voltage levels

Unless otherwise specified, the parameters given in Table 62 are derived from tests

performed under ambient temperature and VDD supply voltage conditions summarized in

Table 16. All I/Os are CMOS and TTL compliant.

Table 62. Output voltage characteristics

Symbol

Parameter

Conditions

Min

Max

Unit

VOL(1)

1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 14.

and the sum of IIO (I/O ports and control pins) must not exceed IVSS.

Output low level voltage for an I/O pin

CMOS port(2)

IIO = +8 mA

2.7 V ≤ VDD ≤ 3.6 V

2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

-0.4

VOH(3)

3. The IIO current sourced by the device must always respect the absolute maximum rating specified in

Table 14 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.

Output high level voltage for an I/O pin

except PC14

CMOS port(2)

IIO = -8 mA

2.7 V ≤ VDD ≤ 3.6 V

VDD − 0.4

VOH(3) Output high level voltage for PC14

CMOS port(2)

IIO = -2 mA

2.7 V ≤ VDD ≤ 3.6 V

VDD − 0.4

VOL (1) Output low level voltage for an I/O pin

TTL port(2)

IIO =+8mA

2.7 V ≤ VDD ≤ 3.6 V

-0.4

VOH (3)

Output high level voltage for an I/O pin

except PC14

TTL port(2)

IIO =-8mA

2.7 V ≤ VDD ≤ 3.6 V

2.4

VOL(1) Output low level voltage for an I/O pin

IIO = +20 mA

2.7 V ≤ VDD ≤ 3.6 V

-1.3(4)

4. Based on characterization data.

VOH(3)

Output high level voltage for an I/O pin

except PC14

IIO = -20 mA

2.7 V ≤ VDD ≤ 3.6 V

VDD−1.3(4)

VOL(1) Output low level voltage for an I/O pin

IIO = +6 mA

1.8 V ≤ VDD ≤ 3.6 V

-0.4(4)

VOH(3)

Output high level voltage for an I/O pin

except PC14

IIO = -6 mA

1.8 V ≤ VDD ≤ 3.6 V

VDD−0.4(4)

VOL(1) Output low level voltage for an I/O pin

IIO = +4 mA

1.7 V ≤ VDD ≤ 3.6V

-0.4(5)

5. Guaranteed by design.

VOH(3)

Output high level voltage for an I/O pin

except PC14

IIO = -4 mA

1.7 V ≤ VDD ≤ 3.6V

VDD−0.4(5)

VOH(3) Output high level voltage for PC14

IIO = -1 mA

1.7 V ≤ VDD ≤ 3.6V

VDD−0.4(5)

STM32F732IE 데이터시트(PDF) 148 Page - STMicroelectronics

STM32F732IE 데이터시트(HTML) 148 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL