| 전자부품 데이터시트 검색엔진 |
|
STM32F732IE 데이터시트(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F732IE 데이터시트(HTML) 24 Page - STMicroelectronics |
|
24 / 226 page ![]() Functional overview STM32F732xx STM32F733xx 24/226 DS11854 Rev 6 3.7 DMA controller (DMA) The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with eight streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB). The two DMA controllers support a circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code. Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and transfer sizes between source and destination are independent. The DMA can be used with the main peripherals: • SPI and I2S • I2C • USART • General-purpose, basic and advanced-control timers TIMx • DAC • SDMMC • ADC • SAI • QUADSPI 3.8 Flexible memory controller (FMC) The flexible memory controller (FMC) includes three memory controllers: • NOR/PSRAM memory controller • NAND/memory controller • synchronous DRAM (SDRAM/mobile LPSDR SDRAM) controller The main features of the FMC controller are the following: • Interface with static-memory mapped devices including: – Static random access memory (SRAM) – NOR Flash memory/oneNAND Flash memory – PSRAM (four memory banks) – NAND Flash memory with ECC hardware to check up to 8 Kbytes of data • Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories • 8-, 16-, 32-bit data bus width • Independent chip select control for each memory bank • Independent configuration for each memory bank • Write FIFO • Read FIFO for SDRAM controller |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |