| 전자부품 데이터시트 검색엔진 |
|
STM32WL55JC 데이터시트(PDF) 43 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WL55JC 데이터시트(HTML) 43 Page - STMicroelectronics |
|
43 / 147 page ![]() DS13293 Rev 2 43/147 STM32WL55/54xx Functional overview 50 • DMA capability for either DAC channel • triggering with timer events, synchronized with DMA • triggering with external events Sample-and-hold low-power mode, with internal or external capacitor 3.22 Voltage reference buffer (VREFBUF) The devices embed a voltage reference buffer that can be used as voltage reference for ADC, and also as voltage reference for external components through the VREF+ pin. VREFBUF supports two voltages: 2.048 V and 2.5 V. An external voltage reference can be provided through the VREF+ pin when VREFBUF is off. 3.23 Comparator (COMP) The devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low-power) and with selectable output polarity. The reference voltage can be one of the following: • external I/O • internal reference voltage or submultiple (1/4, 1/2, 3/4) All comparators can wake up from Stop mode, generate interrupts and breaks for the timers, and can be also combined into a window comparator. 3.24 True random number generator (RNG) The devices embed a true RNG that delivers 32-bit random numbers generated by an integrated analog circuitry. The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component. 3.25 Advanced encryption standard hardware accelerator (AES) The AES encrypts or decrypts data, using an algorithm and implementation fully compliant with the advanced encryption standard (AES) defined in FIPS (federal information processing standards) publication 197. Multiple chaining modes are supported (ECB, CBC, CTR, GCM, GMAC, CCM), for key sizes of 128 or 256 bits. The AES supports DMA single transfers for incoming and outgoing data (two DMA channels required). |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |