| 전자부품 데이터시트 검색엔진 |
|
MF4SAM3 데이터시트(PDF) 17 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MF4SAM3 데이터시트(HTML) 17 Page - NXP Semiconductors |
|
17 / 31 page ![]() NXP Semiconductors MF4SAM3 MIFARE SAM AV3 secure access module MF4SAM3 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2019. All rights reserved. Product short data sheet Rev. 3.0 — 2 August 2019 COMPANY PUBLIC 561930 17 / 31 Symbol Parameter Conditions Supply voltage class Min Typ Max Unit no coprocessor active fCLK = 10 MHz, CPU at fCLK A (5 V) B (3 V) C (1.8 V) - 1.60 4.00 mA no coprocessor active fCLK = 10 MHz, CPU in free running mode A (5 V) B (3 V) C (1.8 V) - 2.50 4.00 mA DES coprocessor active (DES int. 32 MHz) fCLK = 10 MHz, CPU at int. 4 MHz A (5 V) B (3 V) C (1.8 V) - 4.00 6.00 mA DES coprocessor active (DES int. 96 MHz) fCLK = 10 MHz, CPU at int. 4 MHz A (5 V) B (3 V) C (1.8 V) - 8.60 10.50 mA AES coprocessor active (AES int. 32 MHz) fCLK = 10 MHz, CPU at int. 4 MHz A (5 V) B (3 V) C (1.8 V) - 3.10 5.00 mA AES coprocessor active (AES int. 96 MHz) fCLK = 10 MHz, CPU at int. 4 MHz A (5 V) B (3 V) C (1.8 V) - 5.60 8.00 mA Fame2 coprocessor active (Fame2 clock = 16 MHz, double multiplier mode) fCLK = 10 MHz, CPU at int. 4 MHz A (5 V) B (3 V) C (1.8 V) - 3.90 6.50 mA Fame2 coprocessor active (Fame2 clock = 48 MHz, double multiplier mode) fCLK = 10 MHz, CPU at int. 4 MHz A (5 V) B (3 V) C (1.8 V) - 5.40 8.50 mA Fame2 coprocessor active (Fame2 clock = free running, double multiplier mode) fCLK = 10 MHz, CPU at int. 4 MHz A (5 V) B (3 V) C (1.8 V) - 5.40 10.50 mA IDD(ID) supply current CPU IDLE mode (this parameter should not be mixed-up with the ETSI "idle state") fCLK = 10 MHz, Tamb = 25 °C A (5 V) B (3 V) C (1.8 V) - 0.80 1.50 mA IDD(SLP) supply current SLEEP mode (this parameter should not be mixed-up with the ETSI "idle state") fCLK = 10 MHz, Tamb = 25 °C (VDDCO power domain switched off) A (5 V) B (3 V) C (1.8 V) - 175.00 150.00 200.00 μA A (5 V) - 80.00 200.00 μA IDD(PD) supply current CLOCKSTOP mode VDDmin ≤ VDD ≤ VDDmax; Clock to input CLK stopped, Tamb = 25 °C (VDDCO power domain and CLIF switched off) B (3 V) C (1.8 V) - 60.00 100.00 μA [1] Typical values are only referenced for information. They are subject to change without notice. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |