전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

FS32K142HEX0MLFT 데이터시트(PDF) 28 Page - NXP Semiconductors

부품명 FS32K142HEX0MLFT
상세설명  Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32K142HEX0MLFT 데이터시트(HTML) 28 Page - NXP Semiconductors

Back Button FS32K142HEX0MLFT Datasheet HTML 24Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 25Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 26Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 27Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 28Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 29Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 30Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 31Page - NXP Semiconductors FS32K142HEX0MLFT Datasheet HTML 32Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 101 page
background image
I/O parameters
5.1 AC electrical characteristics
Unless otherwise specified, propagation delays are measured from the 50% to the 50%
point, and rise and fall times are measured at the 20% and 80% points, as shown in the
following figure.
Figure 8. Input signal measurement reference
5.2 General AC specifications
These general purpose specifications apply to all signals configured for GPIO, UART,
and timers.
Table 16. General switching specifications
Symbol
Description
Min.
Max.
Unit
Notes
GPIO pin interrupt pulse width (digital glitch filter
disabled) — Synchronous path
1.5
—
Bus clock
cycles
1, 2
GPIO pin interrupt pulse width (digital glitch filter
disabled, passive filter disabled) — Asynchronous path
50
—
ns
3
WFRST
RESET input filtered pulse
—
10
ns
4
WNFRST
RESET input not filtered pulse
Maximum of
(100 ns, bus
clock period)
—
ns
5
1. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In Stop and VLPS modes, the synchronizer is bypassed so shorter pulses can be recognized in
that case.
2. The greater of synchronous and asynchronous timing must be met.
3. These pins do not have a passive filter on the inputs. This is the shortest pulse width that is guaranteed to be recognized.
4. Maximum length of RESET pulse which will be the filtered by internal filter only if PCR_PTA5[PFE] is at its reset value of
1'b1.
5. Minimum length of RESET pulse, guaranteed not to be filtered by the internal filter only if PCR_PTA5[PFE] is at its reset
value of 1'b1. This number depends on the bus clock period also. In this case, minimum pulse width which will cause reset
is 250 ns. For faster clock frequencies which have clock period less than 100 ns, the minimum pulse width not filtered will
5
I/O parameters
S32K1xx Data Sheet, Rev. 14, 08/2021
28
NXP Semiconductors



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com