USB7002TSLASHKDX datasheet(38/56 Pages) MICROCHIP

38 / 56 page

USB7002

DS00002670G-page 38

 2022 Microchip Technology Inc. and its subsidiaries

8.10

Resets

The device includes the following chip-level reset sources:

• Power-On Reset (POR)

• External Chip Reset (RESET_N)

• USB Bus Reset

8.10.1

POWER-ON RESET (POR)

A power-on reset occurs whenever power is initially supplied to the device, or if power is removed and reapplied to the

device. A timer within the device will assert the internal reset per the specifications listed in Section 9.6.2, Power-On

and Configuration Strap Timing.

8.10.2

EXTERNAL CHIP RESET (RESET_N)

A valid hardware reset is defined as assertion of RESET_N, after all power supplies are within operating range, per the

specifications in Section 9.6.3, Reset and Configuration Strap Timing. While reset is asserted, the device (and its asso-

ciated external circuitry) enters Standby Mode and consumes minimal current.

Assertion of RESET_N causes the following:

The PHY is disabled and the differential pairs will be in a high-impedance state.

All transactions immediately terminate; no states are saved.

All internal registers return to the default state.

The external crystal oscillator is halted.

The PLL is halted.

8.10.3

USB BUS RESET

In response to the upstream port signaling a reset to the device, the device performs the following:

Sets default address to 0.

Sets configuration to Unconfigured.

Moves device from suspended to active (if suspended).

Complies with the USB Specification for behavior after completion of a reset sequence.

The host then configures the device in accordance with the USB Specification.

Note:

All power supplies must have reached the operating levels mandated in Section 9.2, Operating Condi-

tions**, prior to (or coincident with) the assertion of RESET_N.

Note:

The device does not propagate the upstream USB reset to downstream devices.

USB7002T/KDX 데이터시트(PDF) 38 Page - Microchip Technology