 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
MPC5645BCAMLU1 데이터시트(PDF) 83 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPC5645BCAMLU1 데이터시트(HTML) 83 Page - NXP Semiconductors |
|
|
83 / 116 page  Electrical Characteristics MPC5646C Microcontroller DataSheet, Rev. 7 NXP Semiconductors 83 Figure 22. MII transmit signal timing diagram 4.18.3 MII Async Inputs Signal Timing (CRS and COL) Figure 23. MII async inputs timing diagram 4.18.4 MII Serial Management Channel Timing (MDIO and MDC) The FEC functions correctly with a maximum MDC frequency of 2.5 MHz. Table 45. MII transmit signal timing1 1 Output pads configured with SRE = 0b11. Spec Characteristic Min Max Unit M5 TX_CLK to TXD[3:0], TX_EN, TX_ER invalid 5— ns M6 TX_CLK to TXD[3:0], TX_EN, TX_ER valid —25 ns M7 TX_CLK pulse width high 35% 65% TX_CLK period M8 TX_CLK pulse width low 35% 65% TX_CLK period Table 46. MII Async Inputs Signal Timing1 1 Output pads configured with SRE = 0b11. Spec Characteristic Min Max Unit M9 CRS, COL minimum pulse width 1.5 — TX_CLK period M6 TX_CLK (input) TXD[3:0] (outputs) TX_EN TX_ER M5 M7 M8 CRS, COL M9 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
