ATAR080-D datasheet(36/68 Pages) ATMEL

36 / 68 page

ATAR080

4675D–4BMCU–12/04

Timer 2 Output Mode 5

Manchester Modulator: Timer 2 modulates the SSI internal data output (SO) to

Manchester code.

Figure 40. Manchester Modulation

Timer 2 Output Mode 7

PWM Mode: Pulse-width modulation output on Timer 2 output pin (T2O).

In this mode the timer overflow defines the period and the compare register defines the

duty cycle. During one period only the first compare match occurrence is used to toggle

the timer output flip-flop, until overflow occurs all further compare match are ignored.

This avoids the situation that changing the compare register causes the occurrence of

several compare match during one period. The resolution at the pulse-width modulation

Timer 2 mode 1 is 12-bit and all other Timer 2 modes are 8-bit.

Figure 41. PWM Modulation

TOG2

T2O

010

8-bit SR Data

Bit 7

Bit 0

Bit 7

Bit 0

Data: 00110101

255

100

255 0

150

255 0 50

255 0

100

T2R

Input clock

Counter 2/2

OVF2

CM2

INT4

T2O

load the next

compare value

T2CO2 = 150

load

ATAR080-D 데이터시트(PDF) 36 Page - ATMEL Corporation

ATAR080-D 데이터시트(HTML) 36 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

데이터시트 다운로드

링크 URL