전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCA9506DGG 데이터시트(PDF) 7 Page - NXP Semiconductors

부품명 PCA9506DGG
상세설명  40-bit I2C-bus I/O port with RESET, OE, and INT
PDF  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA9506DGG 데이터시트(HTML) 7 Page - NXP Semiconductors

Back Button PCA9506DGG Datasheet HTML 3Page - NXP Semiconductors PCA9506DGG Datasheet HTML 4Page - NXP Semiconductors PCA9506DGG Datasheet HTML 5Page - NXP Semiconductors PCA9506DGG Datasheet HTML 6Page - NXP Semiconductors PCA9506DGG Datasheet HTML 7Page - NXP Semiconductors PCA9506DGG Datasheet HTML 8Page - NXP Semiconductors PCA9506DGG Datasheet HTML 9Page - NXP Semiconductors PCA9506DGG Datasheet HTML 10Page - NXP Semiconductors PCA9506DGG Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 30 page
background image
9397 750 14939
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Product data sheet
Rev. 01 — 14 February 2006
7 of 30
Philips Semiconductors
PCA9506
40-bit I2C-bus I/O port with RESET, OE, and INT
[1]
HVQFN package die supply ground is connected to both VSS pins and exposed center pad. VSS pins must
be connected to supply ground for proper device operation. For enhanced thermal, electrical, and board
level performance, the exposed pad needs to be soldered to the board using a corresponding thermal pad
on the board and for proper heat conduction through the board, thermal vias need to be incorporated in the
printed-circuit board in the thermal pad region.
7.
Functional description
Refer to Figure 1 “Block diagram of PCA9506” and Figure 2 “Simplified schematic of
IO0_0 to IO4_7”.
7.1 Device address
Following a START condition, the bus master must send the address of the slave it is
accessing and the operation it wants to perform (read or write). The address of the
PCA9506 is shown in Figure 5. Slave address pins A2, A1, and A0 choose 1 of 8 slave
addresses and need to be connected to VDD (1) or VSS (0). To conserve power, no internal
pull-up resistors are incorporated on A2, A1, and A0.
The last bit of the first byte defines the operation to be performed. When set to logic 1 a
read is selected, while a logic 0 selects a write operation.
7.2 Command register
Following the successful acknowledgement of the slave address + R/W bit, the bus master
will send a byte to the PCA9506, which will be stored in the Command register.
OE
30
23
I
active LOW output enable input
INT
55
48
O
active LOW interrupt output
RESET
56
49
I
active LOW reset input
Table 2:
Pin description …continued
Symbol
Pin
Type
Description
TSSOP56
HVQFN56
Fig 5.
PCA9506 address
002aab494
0
1
0
0
A2
A1
A0 R/W
fixed
slave address
programmable
Fig 6.
Command register
002aab495
1
0
0
0
0
0
0
0
AI
−
D5
D4
D3
D2
D1
D0
Auto-Increment
register number
default at power-up
or after RESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com