| 전자부품 데이터시트 검색엔진 |
|
PCA9506DGG 데이터시트(PDF) 22 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCA9506DGG 데이터시트(HTML) 22 Page - NXP Semiconductors |
|
22 / 30 page ![]() 9397 750 14939 © Koninklijke Philips Electronics N.V. 2006. All rights reserved. Product data sheet Rev. 01 — 14 February 2006 22 of 30 Philips Semiconductors PCA9506 40-bit I2C-bus I/O port with RESET, OE, and INT [5] The maximum tf for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage tf is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified tf. [6] Cb = total capacitance of one bus line in pF. [7] Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns. Fig 16. Definition of timing on the I2C-bus tSP tBUF tHD;STA P P S tLOW tr tHD;DAT tf tHIGH tSU;DAT tSU;STA Sr tHD;STA tSU;STO SDA SCL 002aaa986 Rise and fall times refer to VIL and VIH. Fig 17. I2C-bus timing diagram SCL SDA tHD;STA tSU;DAT tHD;DAT tf tBUF tSU;STA tLOW tHIGH tVD;ACK 002aab175 tSU;STO protocol START condition (S) bit 7 MSB (A7) bit 6 (A6) bit 0 (R/W) acknowledge (A) STOP condition (P) 1/fSCL tr tVD;DAT |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |