PCF8536AT datasheet(34/103 Pages) NXP

34 / 103 page

PCA8530

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 2 — 25 September 2014

34 of 103

NXP Semiconductors

PCA8530

Automotive 102 x 4 Chip-On-Glass LCD segment driver

External capacitors of 100 nF minimum are required on each of the pins VDD1 to VDD3.

VDD1 to VDD3 can be connected to the same power supply. In this case, a capacitor of

300 nF minimum is required.

VSS1 to VSS3 can be connected to the same ground supply.

The VLCD pins (VLCDOUT, VLCDSENSE, VLCDIN) can be connected, whether VLCD is

generated internally or supplied from external. An external capacitor of 300 nF minimum is

recommended for VLCD. For high display loads, 1

F is suggested.

8.10 LCD voltage

8.10.1 VLCD pins

The PCA8530 has 3 VLCD pins:

VLCDIN — VLCD supply input

VLCDOUT — VLCD voltage output

VLCDSENSE — VLCD regulation circuitry input

The VLCD voltage can be generated on-chip or externally supplied.

8.10.2 External VLCD supply

When the external VLCD supply is selected (CPE = 0), the VLCD voltage must be supplied

to the pin VLCDIN. The pins VLCDOUT and VLCDSENSE can be left unconnected or

alternatively connected to VLCDIN.

The internal charge pump must not be enabled, otherwise an extra current may occur on

pin VDD2 and pin VLCD. When VLCD is supplied externally, no internal temperature

compensation occurs on this voltage even if bit TCE is set logic 1 (see Section 8.10.4).

The VLCD voltage which is supplied externally will be available at the segments and

backplanes of the device through the chosen bias system. Also programming the V[8:0]

bit field has no effect on the externally supplied VLCD.

8.10.3 Internal VLCD generation

When the internal VLCD generation is selected (CPE = 1), the VLCD voltage is available on

pin VLCDOUT. The pins VLCDIN and VLCDSENSE must be connected to the pin

VLCDOUT.

VLCD can be generated by an on-chip charge pump and controlled by command (Table 15

on page 15). The VLCD voltage is available on pin VLCDOUT.

The charge pump is controlled by the Charge-pump-ctrl command (see Table 14 on

page 15). It can be enabled with the CPE bit. The multiplier setting can be configured with

the CPC[2:0] bits. The charge pump can generate a VLCD up to 5  VDD2.

8.10.3.1

VLCD programming

VLCD can be programmed by using the V[8:0] (see Table 15 on page 15).

The final value of VLCD is a combination of the programmed V[8:0] value and the output of

the temperature compensation block, VT[8:0] (see Equation 2). The system is exemplified

in Figure 14.

PCF8536AT 데이터시트(PDF) 34 Page - NXP Semiconductors

PCF8536AT 데이터시트(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL