전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF8536AT 데이터시트(PDF) 75 Page - NXP Semiconductors

부품명 PCF8536AT
상세설명  Automotive 102 x 4 Chip-On-Glass LCD segment driver
PDF  103 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8536AT 데이터시트(HTML) 75 Page - NXP Semiconductors

Back Button PCF8536AT Datasheet HTML 71Page - NXP Semiconductors PCF8536AT Datasheet HTML 72Page - NXP Semiconductors PCF8536AT Datasheet HTML 73Page - NXP Semiconductors PCF8536AT Datasheet HTML 74Page - NXP Semiconductors PCF8536AT Datasheet HTML 75Page - NXP Semiconductors PCF8536AT Datasheet HTML 76Page - NXP Semiconductors PCF8536AT Datasheet HTML 77Page - NXP Semiconductors PCF8536AT Datasheet HTML 78Page - NXP Semiconductors PCF8536AT Datasheet HTML 79Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 103 page
background image
PCA8530
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 25 September 2014
75 of 103
NXP Semiconductors
PCA8530
Automotive 102 x 4 Chip-On-Glass LCD segment driver
14.3 SPI-bus timing characteristics
[1]
No load value; bus will be held up by bus capacitance; use RC time constant with application values.
Fig 52. I2C-bus timing
Table 51.
SPI-bus timing characteristics
VDD1, VDD2, VDD3 = 2.5 V to 5.5 V; VSS1 = 0 V; VLCD = 4.0 V to 12.0 V; Tamb = 40 C to +105 C; unless otherwise specified.
All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and
VIH with an input voltage swing of VSS1 to VDD1.
Symbol
Parameter
Conditions
Min
Max
Unit
Pin SCL
fclk(SCL)
SCL clock frequency
-
3.0
MHz
tSCL
SCL time
333
-
ns
tclk(H)
clock HIGH time
100
-
ns
tclk(L)
clock LOW time
150
-
ns
tr
rise time
for SCL signal
-
100
ns
tf
fall time
for SCL signal
-
100
ns
Pin CE
tsu(CE_N)
CE_N set-up time
30
-
ns
th(CE_N)
CE_N hold time
30
-
ns
trec(CE_N)
CE_N recovery time
30
-
ns
Pin SDI/SDAIN
tsu
set-up time
set-up time for SDI data
30
-
ns
th
hold time
hold time for SDI data
30
-
ns
Pin SDO
td(R)SDO
SDO read delay time
CL = 100 pF
-
150
ns
tdis(SDO)
SDO disable time
[1] -50
ns
tt(SDI-SDO)
transition time from SDI to
SDO
to avoid bus conflict
0
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com