전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

SWCS049G 데이터시트(PDF) 95 Page - Texas Instruments

부품명 SWCS049G
상세설명  TPS65911 Integrated Power Management Unit Top Specification
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

SWCS049G 데이터시트(HTML) 95 Page - Texas Instruments

Back Button SWCS049G Datasheet HTML 91Page - Texas Instruments SWCS049G Datasheet HTML 92Page - Texas Instruments SWCS049G Datasheet HTML 93Page - Texas Instruments SWCS049G Datasheet HTML 94Page - Texas Instruments SWCS049G Datasheet HTML 95Page - Texas Instruments SWCS049G Datasheet HTML 96Page - Texas Instruments SWCS049G Datasheet HTML 97Page - Texas Instruments SWCS049G Datasheet HTML 98Page - Texas Instruments SWCS049G Datasheet HTML 99Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 144 page
background image
95
TPS65911
www.ti.com
SWCS049S – JUNE 2010 – REVISED AUGUST 2018
Submit Documentation Feedback
Product Folder Links: TPS65911
Detailed Description
Copyright © 2010–2018, Texas Instruments Incorporated
Table 6-57. DEVCTRL2_REG
Address Offset
0x40
Instance
Reset Domain: GENERAL RESET
TSLOT_LENGTH: TURN OFF RESET
Description
Device control register
Type
RW
7
6
5
4
3
2
1
0
Reserved
DCDC_SLEEP
_LVL
TSLOT_LENGTH
SLEEPSIG_
POL
PWON_LP_
OFF
PWON_LP_
RST
IT_POL
Bits
Field Name
Description
Type
Reset
7
Reserved
RO
R returns
0s
0
6
DCDC_SLEEP_LVL
When 1, DCDC output level in SLEEP mode is VDDx_SR_REG, to be
other than 0 V.
When 0, no effect
RW
0
5:4
TSLOT_LENGTH
Time slot duration programming (EEPROM bit):
When 00: 0 µs
When 01: 200 µs
When 10: 500 µs
When 11: 2 ms
(Default value: See boot configuration)
RW
0x3
3
SLEEPSIG_POL
When 1, SLEEP signal active-high
When 0, SLEEP signal active-low
RW
0
2
PWON_LP_OFF
When 1, allows device turnoff after a PWON Long Press (signal low)
(EEPROM bits).
(Default value: See boot configuration)
RW
1
1
PWON_LP_RST
When 1, allows digital core reset when the device is OFF (EEPROM bit).
(Default value: See boot configuration)
RW
0
0
IT_POL
INT1 interrupt pad polarity control signal (EEPROM bit):
When 0, active low
When 1, active high
(Default value: See boot configuration)
RW
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com