| 전자부품 데이터시트 검색엔진 |
|
CYUSB2014-BZXI 데이터시트(PDF) 38 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
CYUSB2014-BZXI 데이터시트(HTML) 38 Page - Infineon Technologies AG |
|
38 / 82 page ![]() Datasheet 38 001-52136 Rev. *Y 2022-08-11 EZ-USB FX3 SuperSpeed USB Controller AC timing parameters 19.3 GPIF II timing Figure 8 GPIF II timing in Synchronous Mode Table 13 GPIF II timing parameters in Synchronous Mode [8] Parameter Description Min Max Units Frequency Interface clock frequency – 100 MHz tCLK Interface clock period 10 – ns tCLKH Clock high time 4 – ns tCLKL Clock low time 4 – ns tS CTL input to clock setup time 2 – ns tH CTL input to clock hold time 0.5 – ns tDS Data in to clock setup time 2 – ns tDH Data in to clock hold time 0.5 – ns tCO Clock to data out propagation delay when DQ bus is already in output direction –7 ns tCOE Clock to data out propagation delay when DQ lines change to output from tristate and valid data is available on the DQ bus –9 ns tCTLO Clock to CTL out propagation delay – 8 ns tDOH Clock to data out hold 2 – ns tCOH Clock to CTL out hold 0 – ns tHZ Clock to high-Z – 8 ns tLZ Clock to low-Z 0 – ns - CTL(O UT) CTL(IN) tS tH tDH tDS tCLK CLK tCTLO tCO E Data(IN) Data 1 (O UT) tHZ tLZ tDO H tCO H tCLKH tCLKL tLZ Data 2 (O UT) tCO tDO H DQ [31:0] Note 8. All parameters guaranteed by design and validated through characterization. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |